

## WHAT IS CLAIMED IS:

1. An image display apparatus comprising:

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

a plurality of memory elements for storing display data;

an image signal generating means for outputting a given image signal based on said display data;

a group of signal lines for connecting said image signal generating means to said group of pixel switches; and

a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; an amplifier field-effect transistor (FET) of which a gate is connected to said memory capacitor; and a refreshing operation means for performing a preset refreshing operation to signal charge stored in said memory capacitor.

2. An image display apparatus according to claim 1, wherein each of said plurality of display pixels is a liquid crystal display pixel having a counter electrode and

Sub  
B1

09441436

a liquid crystal region between said pixel electrode and said counter electrode. *obvious PARKS*

3. An image display apparatus according to claim 2,  
5 wherein said plurality of display pixels have an optical reflecting plate.

4. An image display apparatus according to claim 1,  
10 wherein said plurality of display pixels, said group of signal lines and said image signal generating means are formed on a single transparent substrate. *obvious PARKS*

5. An image display apparatus according to claim 1,  
15 wherein said pixel switch is a thin-film transistor (TFT).

6. An image display apparatus according to claim 5,  
wherein said pixel switch is a polycrystalline Si thin-film transistor (poly-Si TFT).

20 7. An image display apparatus according to claim 6,  
wherein said memory switch is a polycrystalline Si thin-film transistor (poly-Si TFT).

8. An image display apparatus according to claim 6,  
25 wherein said amplifier ~~EFT~~ <sup>FET</sup> is a polycrystalline Si thin-film transistor (poly-Si TFT).

00349104160  
T09T0"6T6T0860

*PARKS  
636-5*

9. An image display apparatus according to claim 1, wherein said memory capacitor<sup>(64)</sup> is a capacitor between a gate and a channel of said amplifier FET. (Fig 1-2)

5 10. An image display apparatus according to claim 6, wherein said memory capacitor is a capacitor between a gate and a channel of said polycrystalline Si thin-film transistor (poly-Si TFT). <sup>obvious 16-17</sup>

10 11. An image display apparatus according to claim 1, wherein the other end of said memory capacitor is connected to a wire to which a preset<sup>(5)</sup> voltage is applied. (Fig 1-2)

15 12. An image display apparatus according to claim 1, wherein the other end of said memory capacitor<sup>(64)</sup> is connected to an indium tin oxide (ITO) thin film to which a preset<sup>ground</sup> voltage is applied. <sup>reset</sup>

20 13. An image display apparatus according to claim 1, wherein the other end of said memory capacitor is connected to a source of said amplifier FET. Fig 1-2

25 14. An image display apparatus according to claim 1, wherein the other end of said memory capacitor is connected to a drain of said amplifier FET. Fig 1-2

15. An image display apparatus according to claim 1,

FOI 34919 041604  
DATE 06-17-2010

wherein a drain of said amplifier FET is connected to a voltage applying <sup>(V<sub>EE</sub>, Ground)</sup> means.

16. An image display apparatus according to claim 1,  
5 wherein a source of said amplifier FET is connected to a voltage applying means. obvious 16 (17-20)

17. An image display apparatus according to claim 1,  
10 wherein a plurality of basic units of said memory elements are connected to one another by data lines, and said amplifier FET is connected to said data line through a selection switch. <sup>U.S.</sup>

18. An image display apparatus according to claim 17,  
15 wherein said selection switch is a polycrystalline Si thin-film transistor (poly-Si TFT). <sup>6,89-50</sup>

19. An image display apparatus according to claim 18,  
20 wherein said selection switch is a polycrystalline Si thin-film transistor (poly-Si TFT) which is diode-connected and made short circuit in the drain and the source.

20. An image display apparatus according to claim 17,  
25 wherein said selection switch is a p-n junction diode using a polycrystalline Si thin film.

21. An image display apparatus according to claim 17,

FOOTNOTES

will know

wherein said basic units of the memory elements are arranged in a matrix along a group of data lines extending in a y-direction, and said memory switch and said selection switch in the individual basic unit are connected to the same data line. (See Fig 1-2)

22. An image display apparatus according to claim 17, wherein said basic units of the memory elements are arranged in a matrix along a group of data lines extending in a y-direction, and said memory switch and said selection switch in the individual basic unit are connected to the data lines different from each other. (See Fig 1-2)

23. An image display apparatus according to claim 17, wherein said basic units of the memory elements are arranged in a matrix along a group of data lines extending in a y-direction, and said data lines are arranged by n line units in a case where unit display data composed of n bits is stored by n basic units of said memory elements. Obvious generating color

24. An image display apparatus according to claim 4, wherein a lighting means to the display pixels is provided on a surface of said transparent substrate opposite to the surface on which the display pixels, the group of signal lines and the image signal generating means are arranged, and a black matrix shielding means is arranged between said transparent substrate corresponding to the back portions of

\* 2,56-18

said memory elements and said lighting means. (

25. An image display apparatus according to claim 17,  
wherein a gate of complementary metal-oxide-semiconductor  
5 (CMOS) inverter is connected to said data line. 6, 53-60

26. An image display apparatus according to claim 1,  
wherein said image signal generating means has a DA  
converting means for generating an image signal from  
10 display data stored in said memory element. (well know as explained Fig. 9)

27. An image display apparatus according to claim 2,  
wherein said image signal generating means has a DA  
converting means for generating an image signal from  
15 display data stored in said memory element, and said DA  
converting means has a function of selectively outputting  
substantially two kinds of image signal voltages to the  
same display data. (10, 3(-67)

20 28. An image display apparatus comprising:

a plurality of display pixels arranged in a matrix in  
order to perform image display, said display pixel having a  
pixel electrode and a pixel switch connected to said pixel  
electrode in series;

25 an image signal generating means for outputting a  
given image signal based on digital display data;

a group of signal lines for connecting said image

00349 041001  
FOOTHO" STEEBO

signal generating means to said group of pixel switches;  
and

a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, at least said plurality of display pixels, said group of signal lines and said image signal generating means being formed on a single transparent substrate, wherein

*Hamakura et al*  
said image signal generating means has a reference voltage generating circuit <sup>(109)</sup> using a boron-doped polycrystalline Si (poly-Si) thin-film resistor. *well known obvious*

29. A method of driving an image display apparatus, said image display apparatus comprising:

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

an image signal generating means for outputting a given image signal based on display data, said image signal generating means having a plurality of memory elements for storing said display data;

a group of signal lines for connecting said image signal generating means to said group of pixel switches;  
and

a display image selection means for writing said image signal in a given display pixel through said group of

F03740-6748360

signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; and a refreshing operation means for performing a preset refreshing operation to signal charge stored in said memory capacitor, and

operation of reading the display data from said memory element is included in the refreshing operation to said memory element using said refreshing operation means. (19, 37-61)

10

30. A method of driving an image display apparatus according to claim 29, wherein the operation of reading the display data from said memory element is substantially equal to the refreshing operation to said memory element using said refreshing operation means.

15

31. A method of driving an image display apparatus, said image display apparatus comprising:

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

20

an image signal generating means for outputting a given image signal based on display data, said image signal generating means having a plurality of memory elements for storing said display data;

25

a group of signal lines for connecting said image

T09F40" 6T64E860



signal generating means to said group of pixel switches;  
and

a display image selection means for writing said  
image signal in a given display pixel through said group of  
5 signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a  
memory switch; a memory capacitor connected to said memory  
switch; and a refreshing operation means for performing a  
preset refreshing operation to signal charge stored in said  
10 memory capacitor, and

writing of the display data to said memory element is  
performed based on address data, and refreshing to said  
memory element using said refreshing operation means is  
performed by sequentially scanning.

15

32. A method of driving an image display apparatus, said  
image display apparatus comprising:

a plurality of display pixels arranged in a matrix in  
order to perform image display, said display pixel having a  
20 pixel electrode and a pixel switch connected to said pixel  
electrode in series;

an image signal generating means for outputting a  
given image signal based on display data, said image signal  
generating means having a plurality of memory elements for  
25 storing said display data;

a group of signal lines for connecting said image  
signal generating means to said group of pixel switches;

09834919-041601

and

a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, wherein

5 each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; and a refreshing operation means for performing a preset refreshing operation to signal charge stored in said memory capacitor, and

10 a plural number of said memory elements <sup>(CH)</sup> are connected to a common data <sup>com</sup> line, and

the refreshing to said memory element using said refreshing operation means is performed by initially outputting the display data to said data line; and further  
15 amplifying a voltage level of said display data written in said data line; and then rewriting the amplified voltage of said display data from said data line. (7, 25-34)

33. A method of driving an image display apparatus, said  
20 image display apparatus comprising:

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

25 an image signal generating means for outputting a given image signal based on display data, said image signal generating means having a plurality of memory elements for

FD340"6T64E360

storing said display data;

a group of signal lines for connecting said image signal generating means to said group of pixel switches; and

5 a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; and a refreshing operation means for performing a  
10 preset refreshing operation to signal charge stored in said memory capacitor, and

a plural number of said memory elements are connected to a common data line, and

15 the refreshing to said memory element using said refreshing operation means is performed by initially outputting the display data to said data line; and directly rewriting the voltage of said display data from said data line. (B3)

20

34. A method of driving an image display apparatus according to any one of claim 32 and claim 33, wherein the writing of the display data to said memory element is performed by rewriting part of said display data output  
25 from said memory element to said data line, [and then rewriting said display data from said data line.]<sup>112</sup>

09834919-041601

35. A method of driving an image display apparatus, said image display apparatus comprising:

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

an image signal generating means for outputting a given image signal based on display data, said image signal generating means having a plurality of memory elements for storing said display data;

a group of signal lines for connecting said image signal generating means to said group of pixel switches; and

a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; [and a refreshing operation means for performing a preset refreshing operation to signal charge stored in said memory capacitor] and

a driving pulse for driving said display image selection means and a driving pulse for driving said refreshing operation means are the same driving pulse branched from a single input. *(being the drive circuits)*

36. A method of driving an image display apparatus, said

T0940"6T6E860

image display apparatus comprising:

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

an image signal generating means for outputting a given image signal based on display data, said image signal generating means having a plurality of memory elements for storing said display data;

a group of signal lines for connecting said image signal generating means to said group of pixel switches; and

a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; an amplifier field-effect transistor (FET) of which a gate is connected to said memory capacitor; and a refreshing operation means for performing a preset refreshing operation to signal charge stored in said memory capacitor, and

a read-out pulse is applied to a drain of said amplifier FET when the display data is read out of said memory element. 7154-65

37. A method of driving an image display apparatus, said

FOIA b 7 - D

image display apparatus comprising:

a plurality of display pixels arranged in a matrix in order to perform image display, said display pixel having a pixel electrode and a pixel switch connected to said pixel electrode in series;

an image signal generating means for outputting a given image signal based on display data, said image signal generating means having a plurality of memory elements for storing said display data;

a group of signal lines for connecting said image signal generating means to said group of pixel switches; and

a display image selection means for writing said image signal in a given display pixel through said group of signal lines and said group of pixel switches, wherein

each basic unit of said memory element comprises a memory switch; a memory capacitor connected to said memory switch; an amplifier field-effect transistor (FET) of which a gate is connected to said memory capacitor; and a refreshing operation means for performing [ a preset refreshing operation to signal charge stored in said memory capacitor, and ]

a read-out pulse is applied to a source of said amplifier FET when the display data is read out of said memory element.

38. A method of driving an image display apparatus

0934940 6164860

according to any one of claim 35 and claim 37, wherein an amplitude of voltage driving said memory switch is larger than an amplitude of read-out pulse voltage applied to the drain or the source of said amplifier FET. (7, 25-34)